

Link Power Status (LPS) Need

- Turns off PHY-LINK Interface when LINK is powered down
 - OFF
 - protects I/Os from excessive current
 - reduces PHY power consumption
 - PHY ignores unknown states of PHY-LINK inputs
 - ON
 - resets PHY-LINK interface when LINK is powered up

LPS Reset

- PHY-LINK Interface Reset mechanism
 - power initialization
 - recover from “hung” PHY-LINK Interface
- can be used for:
 - host power reset
 - software initiated reset
- LPS well behaved
 - does not generate 1394 bus reset

1394 LPS Proposal

- LPS communicates LINK power status
 - if LINK power is OFF, LPS = 0
 - if LINK power is ON, LPS = 1 or switching waveform
- LPS resets the PHY-LINK interface by signaling a power cycle sequence
- “switching waveform”
 - works in isolated environments

1394 LPS Proposal - PHY

- PHY senses LPS active when:
 - LPS = 1 (immediately)
- PHY senses LPS inactive when:
 - LPS = 0 for more than 2.75us
- when PHY senses LPS inactive
 - all PHY-LINK outputs are driven to 0, including clk, control, Lreq, and data signals

1394 LPS Proposal - LINK Power Sensing


- LINK drives LPS active/switching when power is valid
- LPS inactive when power is not valid

1394 LPS Proposal - LINK RESET


- LINK drives LPS inactive for longer than 2.75us to reset the PHY-LINK interface
 - PHY drives clk to 0 when LPS is inactive
- LINK drives LPS active/switching to complete reset sequence
 - LINK drives control/data/Lreq to 0
 - LINK drives control/data to Z after receiving third rising PHY clk

1394 LPS Proposal - Timing


- LPS active
 - $T_{pwh} = 90\text{ns min}$
 - $T_{pwl} = 2.25\mu\text{s max}$




- LPS inactive
 - $T_I = 2.75\mu\text{s min}$




PHY-LINK LPS Timing reset (at PHY)



PHY-LINK LPS Timing reset (at LINK)



ISOLATED PHY-LINK Interface



DIRECT PHY-LINK Interface

