

IEEE P1394a
SCAT - Scope and Closing Actions Table - 97-035r7 - 7 December, 1997

Active SCATS essential for ballot (marked with *)

| | | | | |
|----|-------------------------------------|--|-------|--|
| 91 | Patent release for ACK acceleration | ACK acceleration may be covered by an Apple patent | Open* | PJ to write to Apple asking if this is true, and if so will Apple license according to IEEE patent policy. Reply required. |
| 96 | PHY-Link electricals | DC specifications still under review with concerns | Open* | PHY designers |

| | | | | |
|----|--------------------------------------|---|----------------------|---|
| 1 | 4-pin cable and connector | Agreed 25 Sep 97, with modified cable construction as presented in 97-060r0 | Agreed in principle* | Max Bassler to provide editor with revised drawings |
| 31 | Sleep mode (a.k.a. suspend / resume) | Proposal made by suspend/resume working group agreed in principle 25 Sep 97. Suspend / resume facilities (not necessarily the current proposal) agreed in principle as mandatory 21 Oct 97. Draft proposal 97-086r0 | Agreed in principle* | All to review proposal |
| 36 | Speed signal sampling requirements | tighter specification required for speed signal in order to ensure interoperability. JS revised proposal on ftp site as 97-059r1 | Agreed in principle* | PHY designers to review JS's proposal, PJ to incorporate into next draft if PHY designers give the OK |
| 51 | Token-style Arbitration | Allows optimisation of isochronous transfers in a sub-tree - As described in Bill Duckwall's 1394 optimisations document. NB support for Token Style arbitration should be optional (decided 24 Jun 97). Proposal to delete made 4 Dec 97 - decision in January | Agreed in principle* | PJ to provide text and state machine modifications |
| 82 | LinkOn specification | Currently poorly specified. CWS made a proposal to PHY designers. Further inadequacies exposed. PHY designers proposal in document P1394a/97-079r0 | Agreed in principle* | PHY designers to finalise the specification and PJ to incorporate into draft |
| 88 | Isolated interface specification | Clarification required for specification of SClk, LPS and LinkOn when an isolated interface is used. Also what happens when LPS goes to zero and an isolated interface is used. Specification of the effect of the Direct pin required. Issues covered in 079r0 | Agreed in principle* | See SCAT 82 |

Other SCATs

| | | | | |
|----|---|---|------|--|
| 33 | Dual-phase retry | State machines have inadequacies - how have implementations (if any) interpreted them? | Open | PJ to prepare clarification text |
| 56 | Connector and cable testing | Templates for cable and connector tests, as presented on 24 Jun 97, Annex K needs review | Open | Dave Brunner to propose modifications to Annex K |
| 80 | Isochronous bandwidth allocation | the rules for allocation only just enough bandwidth are complex, and require explaining | Open | JF to investigate further and provide a proposal |
| 94 | Timings on the bus vs timings on the PHY-Link interface | Need to ensure that constants for the wire are in Clause 7, and constants for the PHY-Link interface are in Clause 5 (e.g. partitioning the timing between the PHY and the link for MAX_BUS_HOLD, there may be others) | Open | JH to review and make appropriate proposals |
| 95 | ACK_GAP and ISOCH_GAP missing from C-code | C code needs to ensure that these timing constants are met (JH identified 27 October 1997) | Open | PHY designers |
| | | | | |

| | | | | |
|----|--------------------------------------|---|---------------------|--|
| 55 | Topology managment informative annex | Need informative annex an overall description of use of ping timer to set gap counts, on gap count management and power-related topology constraints (cable length needs to meet 0.5V ground difference constraint, power distribution voltage drops etc) | Agreed in principle | PJ to prepare text for inclusion in ballot draft or earlier. D LaF and SB to assist by providing appropriate text. JS to provide the results of his analysis |
| 90 | Voltage drop though nodes and cables | New constant required - port-to-port resistance. NB resistance through a cable already defined. Make it clear that power is measured at the PCB side of the power provider's connector. | Agreed in principle | Steve Bard and Paul Weiner to propose parameters. PJ to put proposed parameters and the measurement point in the next draft |

| | | | | |
|----|--------------------------------|---|--------|---|
| 78 | Mandatory vs Optional features | Need to review on what is mandatory, what is optional. for the link, for the PHY, etc. Preliminary brainstorming of interfaces and mandatory/optional features on 21 Oct 97 Agreed to accept the current text, and review mandatory/optional status as part of normal process 4 Dec 97 | Agreed | PJ to clarify in next draft that compliance is being measured at PHY/Link interface, Cable interface, and the cable/connector itself. |
|----|--------------------------------|---|--------|---|

| | | | | |
|----|--------------------------------|---|--------|--|
| 87 | S100 self-ID | potential race condition, fixed by state machine modification. Further issues with speed signal exchange in Self-ID identified. State machine and C code to be updated to fix these problems, using the latching speed signal definition (see SCAT 36) 27Oct 97 | Agreed | PHY designers to update/check C code and state machines, then PJ to update draft |
| 92 | LReq during bus initialisation | Permit (according to the normal rules) LReqs after reset. However, PHY must cancel any pending bus request when asserting receive for any reason, including sending Self-ID. In draft 1.2. | Agreed | PHY designers to check draft |

| | | | | |
|----|---|---|--------|--|
| 2 | PHY/Link interface - PHY register map(s) | In Draft D0.09 | Stable | |
| 3 | PHY/Link interface - PHY status reporting | PHY should defer servicing a read register request from the link during a timing window (to be defined) before the detection of the subaction gap. Text agreed 27 October 1997 | Stable | |
| 4 | PHY/Link interface - LReq formats | In Draft D0.09 | Stable | |
| 5 | PHY/Link interface - AC timing | In Draft D0.09 (no objections raised 25 Jun 97) | Stable | |
| 6 | PHY/Link interface - PHY-LINK handover | Text in Draft (9X) confirmed 4 Aug - addition of a note on possibly backwards compatibility when using a link which does insert the extra IDLE | Stable | |
| 7 | Cable PHY enhancements - "Caboose" packet | Proposed to be deleted, decision pending on a check that all info now accessible by remote PHY read. Vote to remove taken on 21 Oct 97 reallocate the jitter and delay fields to PHY register map | Stable | |
| 8 | Cable PHY enhancements - Ping packet | In Draft D0.09 | Stable | |
| 9 | Cable PHY enhancements - ACK-accelerated arbitration | In Draft D0.09, but see 46 | Stable | |
| 10 | Cable PHY enhancements - Fly-by arbitration | In Draft D0.09, but see 46 | Stable | |
| 11 | Cable PHY enhancements - Multi-speed packet concatenation | In Draft D0.09, but see 46 | Stable | |
| 12 | Cable PHY enhancements - Per port disable | Superseded by suspend/resume mechanism | Stable | |

| | | | | |
|----|---|--|--------|--|
| 13 | Isochronous connection management | Clause 9 to be removed- proposed June 24, voted Aug 4th | Stable | |
| 14 | Clarifications and corrigenda - Acknowledge codes (ack_tardy) | In Draft D0.09 | Stable | |
| 15 | Clarifications and corrigenda - Response code usage | In Draft D0.09 | Stable | |
| 16 | Clarifications and corrigenda - Quadlet vs. block read and write requests | In Draft D0.09 | Stable | |
| 17 | Clarifications and corrigenda - Command reset effects | In Draft D0.09 | Stable | |
| 18 | Clarifications and corrigenda - Unit registers (reserved address spaces) | In Draft D0.09 | Stable | |
| 19 | Clarifications and corrigenda - ROM Bus_Info_Block | In Draft D0.09 Link speed and other items | Stable | |
| 20 | Clarifications and corrigenda - Determination of the bus manager | In Draft D0.09 | Stable | |
| 21 | Clarifications and corrigenda - Automatic activation of the cycle master | In Draft D0.09 | Stable | |
| 22 | Clarifications and corrigenda - Cycle too long error | In Draft D0.09. Then the clause was deleted by vote on 21 Oct 97 to revert to 1394-1995 status | Stable | |
| 23 | Clarifications and corrigenda - Abdication by the bus manager | In Draft D0.09 | Stable | |
| 24 | Clarifications and corrigenda - Security extensions | In Draft D0.09 - language needs tightening up to be acceptable to legal beagles? Decision to replace "security" by " rransaction integrity safeguards" 26 Sep 97 | Stable | |

| | | | | |
|----|--|--|--------|--|
| 25 | More than 63 nodes | Action on more than 63 nodes. PHY: don't wrap beyond Node_ID of 63; link treat reception of a Self-ID packet with a Node_ID of 63 as a bus configuration error. Agreed 4 Aug PHY designers revised state machine 25 Aug. | Stable | |
| 26 | Priority requests for response packet transmission | send response without regard to fairness, if ack_busy received, wait a reset gap, same rules, (i.e. one shot per gap), agreed on 25 sep 97 | Stable | |
| 27 | Bus_Info_Block - bootable device | Bit to indicate "bootable" device. Agreed that this is better solved in the new IEEE 1212 - 4 Aug | Stable | |
| 28 | Bus_Info_Block - generation bit | In Draft D0.09 - "Generation" bit - new text in clause 9.7, agreed 25 jun 97 | Stable | |
| 29 | Bus_Info_Block - max_rec | max_rec to indicate maximum for both read and write. agreed 25 Jun 97 | Stable | |
| 30 | Length of arbitrated short reset | Length of arbitrated (short) reset signal for long distance PHY and cable issue should be adjusted if necessary. PHY designers agreed that current value is OK for cables up to 50m, so no change. | Stable | |
| 32 | PHY/Link reset | Link can reset PHY/Link interface by using LPS low. See also Nos 53, 54 and 57 | Stable | |
| 34 | Power distribution, agencies | Agency compliance (safety) issues. DWs summary (very brief) is in 97-203r0 on the FTP site. Informative Annex. Text from JB sent to PJ | Stable | |
| 35 | Power distribution, voltages | New clause 7.1 in Draft D1.1 - major revision following recommendations from Power Rangers. 3W allowed "default" power consumption from a cable for a PHY.). Power Class 5 reserved for future standardization. | Stable | |
| 37 | How to set the local PHY's gap count | Specified in Draft D0.09 | Stable | |
| 38 | Formal definition of an ACK packet for arbitration purposes in the PHY | Any 8-bit packet | Stable | |
| 39 | Recommended interval between software-initiated bus reset(s) | Software "should" wait at least 2 seconds | Stable | |
| 40 | Extended speed codes for SPEED_MAP | In Draft D0.09 | Stable | |
| 41 | "Fairness" optimizations | As per draft D0.9X, with modifications:- Field size is 6 bits (both fields byte aligned); Behaviour is undefined when PRI-REQ is written with a value larger than PRI_PREF. | Stable | |

| | | | | |
|----|---|--|--------|--|
| 42 | Electrical isolation / Annex A | In Draft D0.09 - New Annex A agreed 24 Jun 97. Reconfirmed as normative on 5 Aug 97 (in order to replace the 1394-1995 normative annex) | Stable | |
| 43 | Asynchronous streams (tcode 0x0A) | In Draft D0.09 - New Clause 7 agreed 24 Jun 97 | Stable | |
| 44 | PHY/Link interface DC specification | In Draft D0.09 agreed, as no objections raised 25 Jun 97 | Stable | |
| 45 | Availability of SClk | Defined by LPS rules | Stable | |
| 46 | LReq summary table | In Draft D0.09. Issues split out - See 58, 59 60. Speed checking proposal:- Whoever does the concatenation checks the speed. At most one arbitration per LReq. Agreed 4 Aug. Don't include any text which prohibits a PHY from checking a concatenated LReq and performing two arbitrations (thought compliant Links will never generate this) | Stable | |
| 47 | PHY/Link interface signals | Draft D0.09. LPS: optional on link, required on PHY LinkOn: optional on link, required on PHY Direct: optional on link, required on PHY - agreed 24 Jun 97 | Stable | |
| 48 | Ping timer | In the Link - agreed 24 Jun 97 | Stable | |
| 49 | Cable line state | In Draft D0.09 - new RX_TOKEN_GRANT | Stable | |
| 50 | Read response for data block | In Draft D0.09 - new text - agreed 24 Jun 97 | Stable | |
| 52 | Max Bus Hold | Clarify that MAX_BUS_HOLD is guaranteed by the Link, not by the PHY. NB possible confusion with MAX_BUS_OCCUPANCY (no longer defined) and MAX_DATA_TIME. See also SCAT 94. | Stable | |
| 53 | PHY behaviour on LPS -> 0 | When LPS -> 0 (for longer than 2.75 usec), PHY takes SClk, CTL and DTA to zero. | Stable | |
| 54 | Link initialisation of PHY-Link Interface | Possible problem when using an isolation barrier, requiring C/D/LReq to be taken to zero for two cycles when Sclk is seen - agreed that only one cycle is required (PHY meeting 26 Aug) | Stable | |
| 57 | LPS specification | LPS means "give me SClk". LPS AC specification agreed as per presentation by RB/NM on 24 Jun 97. Link can reset PHY-Link interface by taking LPS low (see 32). See 53. See 54. PHY designers agreed spec 26 Aug. | Stable | |
| 58 | Isoch LReq | Need tighter defn of "in isoch phase", as JB presented on 24 Jun 97. PHY designers agreed LReq rules 26 Aug | Stable | |

| | | | | |
|-----|--|---|--------|--|
| 59 | Lreq for multi-speed concat | Links may not be able to transmit Lreq whilst transmitting another packet - propose to allow Iso Lreq up to 10 Sclks after last iso transmit. PHY designers agreed LReq rules - start transmission no later than 1 SClk after IDLE. Agreed 8th cycle after TX to IDLE and 4th cycle after RX to IDLE. NB ACK_RESPONSE_TIME and PING_RESPONSE_TIME also adjusted. 27 October 1997. | Stable | |
| 60 | Cycle sync after pri req for enhanced arb | Does the link wait for pri req to be serviced or send Cycle sync immediately - agreed the latter, and PHY does not cancel priority request | Stable | |
| 61 | Root contention timings | Change ROOT_CONTEND_FAST and ROOT_CONTEND_SLOW times to deal with longer P1394a cables.. Agreed that 1394a will be modified accordingly. PHY designers agreed new numbers 25 Aug | Stable | |
| 62 | PHY version registers | As proposed by JF | Stable | |
| 63 | 1394-1995/P1394a interoperability | Is all reasonably desired interoperability supported? Decided to take this off the SCAT 5 Dec 97 | Stable | |
| 63a | Power-on (hard) reset states for PHY registers | All PHY registers to have defined "power-on/hard reset" states. States agreed by PHY designers 25 Aug | Stable | |
| 64 | SPEED_SIGNAL_LENGTH vs SPEED-SIGNAL-TIME | two terms for the same value? | Stable | |
| 65 | Lock transactions | Draft 0.9X has new text to deal with issue with future compatibility when performing lock transactions on registers with reserved fields | Stable | |
| 66 | BANDWIDTH_AVAIL > S400 | If 8.1.2 survives, then calculations in the paragraph on the overhead field need updating (spd and/or xspd) | Stable | |
| 67 | Asynch packets at CYCLE_START time | Issue removed by use of new Accelerate/Decelerate LReq (see No | Stable | |
| 68 | FORCE_ROOT_TIMEOUT | Max value is too large (two long daisychains with either end contending for root). Problem solved by changing other timing constants (PHY designers 25 Aug) | Stable | |
| 69 | enab_accel | Revised behaviour - using PHY learning, as per Ganesh Murthy proposal on 24 Jun. Proposal now withdraw, as superseded by new Accelerate/Decelerate mechanism | Stable | |
| 70 | Link to check CYCLE_START | Decided that Link is only required to look at TCode (and checksum) to identify a cycle start packet | Stable | |
| 71 | Cycle Start starvation | Replace Cycle Sync LReq with two LReqs - Accelerate/Decelerate. Default state is Accelerate (but this only applies if enab-accel is also set). Agreed 4 Aug | Stable | |

| | | | | |
|----|--|---|--------|--------|
| 72 | gap_count calculation constants when using ping timing | various new constants are required for ping-timer-based gap count calculations - arb_response_delay, link_to_bus_delay, phy_delay (min value), bus_to_link_delay, ping_response_time will be defined as constants, and phy_delay_jitter will be reported. PHY designers agreed definitions and values 25 Aug | Stable | |
| 73 | reserved for IEEE purposes | reserved fields should not be considered fair game by other standards or trade association bodies | Stable | |
| 74 | Electrical specification for S400 serial transmission | EH proposal of 25th September agreed in principle. Agreed (27 Oct 97) to include 500ns min rise/fall times and to include an informative statement that the received signal amplitude specification is not a receiver sensitivity specification. | Stable | |
| 75 | SCLK specification | Specify as frequency +- 100ppm, plus 40% 60% duty cycle | Stable | |
| 76 | Annex C | Annex C modifications in order to remove suggestion of isolation need for power pass-through (Clause 9.24) | Stable | |
| 77 | PHY legacy register map | Not appropriate to incorporate this into P1394b | Stable | |
| 79 | Tree-ID | Proposal to make Tree-ID independent of cable length: Nyusan, 97-051r1, 26 Sep 97. Proposal not adopted due to lack of support 4th December 97 | Stable | |
| 81 | Maximum isochronous payload | Currently there's a lack of clarity. Agreed that the maximum isochronous packet size will be exactly twice the asynchronous - 26 Sep 97 | Stable | |
| 83 | TOTAL_DATA_PREFIX | Need for this new constant agreed on 26 Sep 97. Straw polls favour 180 ns for S100, 120 (or 140) for higher speeds. Value to be decided at the next meeting. PHY designers agreed new constants MIN_DATA_PREFIX of 140ns, DATA_PREFIX_HOLD (after speed signal before data) of 40ns min (no max), delete DATA_PREFIX_TIME 27 October 1997 | Stable | |
| 84 | Vendor Specific page | Page 7 to be a vendor specific page | Stable | |
| 85 | Physical Configuration Limits | An Annex seems to be required on how to manage the topology of the bus. (NB duplicates 55) | Stable | See 55 |
| 86 | Split time out | a minimum should be set (= default), all nodes on a bus share the same split time-out value T label reuse after timeout needs to be specified for the requested and the responder. There should be a guard-band. The bus manager needs to ensure consistent use. Clause 9.13 | Stable | |
| 89 | Retries on requests | Clarification of the rules for retries on requests vis a vis fairness | Stable | |
| 93 | Uniform value in NODE_IDS register | Proposal in 97-049r0 that all nodes on a bus shall have identical bus_id values agreed 20 October 1997 | Stable | |

